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Abstract—Silicon-based quantum computing has the 
potential advantages of low cost, high integration density, and 
compatibility with CMOS technologies. The detuning 
mechanism has been used to experimentally achieve silicon 
two-qubit quantum gates and programmable quantum 
processors. In this paper, the scaling behaviors and variability 
issues are explored by numerical device simulations of a model 
silicon quantum gate based on the detuning mechanism. The 
device physics of quantum gates modulation, tradeoff between 
device speed and quantum fidelity, and impact of variability on 
the implementation of a quantum algorithm are examined. The 
results indicate the attractive potential to achieve high speed 
and fidelity silicon quantum gates with a low operation voltage. 
To scale up, reducing the device variability and mitigating the 
variability effect are identified to be indispensable for reliable 
implementing a quantum computing algorithm with the silicon 
quantum gates based on the detuning mechanism. A scheme to 
use the control electronics for mitigating the variability of 
quantum gates is proposed. 
 
Index Terms—Detuning, device modeling, quantum gate, 
variability. 
I. INTRODUCTION 
ilicon-based quantum computing has the interesting 
features of high integration density, low cost, and 
compatibility with CMOS technologies for future quantum 
computers [1]-[8]. In silicon-based quantum computing, the 
spin qubits confined in the silicon quantum dots can be 
modulated by external electric and magnetic fields to fulfill the 
single-qubit gates and two-qubit controlled gates. These 
quantum gates can form a complete set for universal quantum 
computing [9]-[16]. The key challenges for realizing silicon-
based quantum computing include creating sufficiently strong 
entanglement between spin qubits and reducing decoherence 
due to the environment for fast and reliable quantum gates, as 
well as reducing device-to-device variability and developing 
low-temperature control electronics for integration. A 
programmable, two-qubit silicon quantum processor has been 
experimentally demonstrated recently [7], in which the 
quantum entanglement was modulated by the detuning 
mechanism, and the Deutsch-Jozsa and Grover algorithms have 
been implemented. The demonstrated controlled phase gate has 
a switching time of ~300ns (corresponding to a frequency of ~3 
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MHz) and a fidelity of ~85% for the controlled-phase (CZ) gate 
[7]. Furthermore, strong spin-photon coupling in silicon has 
also been demonstrated recently [17]-[19], which opens an 
attractive route to achieve long-range coupling and scale up 
quantum networks based on silicon spin qubits. 
With the rapid experimental progress made, it is important to 
understand the device issues related to the performance 
potential, variability, and scaling characteristic from a device 
modeling and simulation perspective. Previous theoretical 
works on the detuning quantum gates, however, have focused 
on fundamental physical understandings without directly 
relating device structural and material parameters to the 
performance [20], [21]. Simplified approximations were also 
used, which can fail in a quantitative accuracy test [22], [23]. 
Also needed, however, is device modeling and simulations that 
can quantitatively and predictively calculate key device 
performance metrics. The device simulation approach has been 
recently applied to resonantly driven silicon quantum gates, 
which is not based on the detuning mechanism [24]. The 
objective of this work is to develop and use numerical device 
simulations to examine the device performance potential, 
design optimization, and device variability issues for silicon 
two-qubit quantum gates based on the detuning mechanism [7], 
[25].  
Fig. 1(a) and (b) summarizes the operation principles of a 
two-qubit CZ gate based on the detuning mechanism [7], [25]. 
Two quantum dots can be electrostatically defined by the 
applied gate voltages 𝑉𝑔1  and 𝑉𝑔2 . The detuning interdot 
potential difference can be controlled by the gate voltage 
difference ∆𝑉𝑔 = 𝑉𝑔1-𝑉𝑔2. The applied magnetic field along the 
z-direction lifts the degeneracy of the triplet energy levels to 
{T1, T0, T-1}, where the subscripts denote the spin along z- 
direction, mz, as shown in Fig. 1(b). Both the singly occupied 
singlet state S11 and doubly occupied singlet state S20 have mz=0, 
and they are hybridized. Among all levels, only the doubly 
occupied state, S20 is sensitive to the detuning gate voltage ∆𝑉𝑔. 
The states {T1, T0, S11, T-1} form a basis for two-qubit quantum 
computing, and the detuning gate voltage controls the energy 
shift of the S11 level with regard to the triplet levels, which leads 
to a controlled phase operation. By controlling the wide and 
strength of the detuning voltage pulse, a total phase shift of 𝜋 is 
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implemented in a CZ gate. The above mechanism applies to a 
position-independent magnetic field. A magnetic field gradient 
(𝐵1 ≠ 𝐵2) can be applied to make each spin qubit individually 
addressable in single-gate rotational operations. In this case, the 
magnetic field gradient mixes the T0 and S11 states to form 
renormalized spin states [21]. 
 
In section II, a multiscale numerical simulation approach is 
described to simulate the silicon detuning quantum gates. In 
section III, the simulation results are presented, and the device 
physics of detuning, device performance potential, scaling 
behaviors and variability issues are discussed. Section IV 
provides the conclusion. 
II. APPROACH 
A multiscale simulation approach is used. Numerical device 
simulations based on the configuration interaction (CI) method 
are first used to characterize the many-body energy levels and 
wave functions in the silicon detuning quantum gate device [22]. 
An effective Hamiltonian is then parameterized, and the 
Lindblad Master equation [26], [27] is subsequently solved to 
assess key device performance metrics. 
Fig. 1(c) shows the schematic of the modeled device. In the 
lab experimental demonstrations, multiple gate electrodes were 
typically used [7], [25]. The modeled device has a more 
compact structure with two gate electrodes, which can create 
and detune two entangled quantum dots. Various silicon 
structures have been used in experimental demonstrations of 
quantum gates [1], [4], [6], [7], [28]-[30]. A silicon-on- 
insulator (SOI) structure is simulated here. The silicon film 
thickness is 𝑡𝑠𝑖 = 3nm , and it is confined along the [100] 
direction. The SOI film has a 10-nm-thick SiO2 substrate. The 
top gate insulator has a thickness of 𝑡𝑖𝑛𝑠 = 3 nm and a relative 
dielectric constant of 𝜅 = 25. The silicon film thickness and 
gate insulator parameters are comparable to the state-of-the-art 
transistor technologies [31] . A low temperature of  𝑇 = 20 mK 
is assumed. In the energy range of interest, the valley 
degeneracy of silicon can be lifted by the interface effects  [32], 
and only one valley is considered. The existence of the higher 
lying valley states can introduce an undesired valley degree of 
freedom, and thereby reduce the quantum coherent time. In a 
silicon MOS device structure, a valley splitting in the range of 
300-800 μeV , tunable by the electric field, has been 
experimentally demonstrated [33], which is larger than the 
Zeeman splitting in the modeled device. For a device system 
with a valley splitting smaller than the energy scales of interest, 
further studies will be needed to quantitatively elucidate the 
impact of the valley degree of freedom, which is beyond the 
scope of this paper. 
A key task of the numerical simulation is to assess the 
many-body eigenenergies by using the CI method [34]. The CI 
method can be progressively more accurate as the size of the 
basis set increases. Previously, the CI method has previously 
been used to investigate the GaAs-based double quantum gate 
(DQD) singlet-triplet qubit, with an approximate quadratic 
potential [35]. The CI calculations in this paper remove the 
quadratic potential approximation, which allow a more accurate 
modeling of the device electrostatics, and they are used to 
examine the device performance metrics of the silicon-based 
two-qubit quantum gates. To form a basis set for solving low 
energy states, we first obtain the quasiparticle wave functions 
by solving a 3-D Poisson equation and the quasi-particle 
Schrödinger equation in the absence of electron-electron 
interaction. For the modeled device structure as shown in Fig. 
1(c), a finite-difference mesh was used to discretize the Poisson 
and Schrödinger equations. We use a mode space approach to 
solve the 3-D Schrödinger equation, which decouples the 3-D 
problem to a 1-D Schrödinger equation in the vertical 
confinement direction and a 2-D Schrödinger equation in the in-
plane direction. The mode space approach has been shown to 
be accurate for a thin SOI film with a uniform thickness [36].  
After the wave functions of the lowest quasi-particle states 
are calculated, the basis set of the CI method is obtained as the 
Slater-type products of the lowest quasi-particle wave functions 
[22], [23]. The two-body Hamiltonian can be expressed as, 
 ?̂?(𝑟1⃑⃑ ⃑⃑  , 𝑟2⃑⃑ ⃑⃑   ) = ∑ ℎ𝑖
̂(𝑟𝑖⃑⃑  ⃑) + ?̂?(𝑟1⃑⃑ ⃑⃑  , 𝑟2⃑⃑ ⃑⃑  )
𝑖=1,2
 (1) 
where ℎ?̂?(𝑟𝑖 ⃑) is the quasi-particle Hamiltonian in the absence 
of electron-electron interaction and 𝑐̂(𝑟1⃑⃑⃑  , 𝑟2⃑⃑  ⃑) is the Coulomb 
interaction term. In the basis set chosen above, the first term 
ℎ?̂?(𝑟𝑖 ⃑) is diagonal, and the Coulomb term ?̂?(𝑟1⃑⃑⃑  , 𝑟2⃑⃑  ⃑) introduces 
nondiagonal entries in the Hamiltonian matrix [22]. We use the 
lowest 𝑁 = 8 quasi-particle wave functions to form a CI basis 
set of 𝑁2 = 64 Slater wave function products. The accuracy 
of the calculated energy levels is confirmed by progressively 
further increasing the size of the basis set. 
The CI simulations are computationally intensive. For 
efficient device simulations, a simple effective Hamiltonian 
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Fig. 1. (a) Schematic band profile (E1) of a CZ gate based on the 
detuning mechanism. The two quantum dots (QD1 and QD2) are 
created and detuned by the gate voltages 𝑉𝑔1 and 𝑉𝑔2 respectively. B1 
and B2 are magnetic fields. (b) Schematic sketch of the energy levels 
vs. the detuning gate voltage ∆𝑉𝑔 = 𝑉𝑔1 − 𝑉𝑔2  with a position-
independent magnetic field. (c) Modeled device structure of the silicon 
quantum gate on a silicon-on-insulator (SOI) structure. The coordinate 
system is also shown. Both gate electrodes have a size of 10nm (along 
the x direction) and 20nm (along the y direction) with a spacing of 𝐿𝑠.  
(d) Simulated subband profile at the average gate voltage of 𝑉?̅? =
(𝑉𝑔1 + 𝑉𝑔2)/2 =60 mV, ∆𝑉𝑔 =  11.806 mV, and 𝐿𝑠 =40 nm.  
  
[21], [25] is used to parameterize the CI simulations, 
𝐻𝑒𝑓𝑓 =
[
 
 
 
 
 
𝐸𝑧 2⁄ 0 0 0 0
0 𝐸𝑧1 2⁄ 0 0 ℎ𝑐
0 0 −𝐸𝑧1 2⁄ 0 ℎ𝑐
0 0 0 −𝐸𝑧 2⁄ 0
0 ℎ𝑐 ℎ𝑐 0 𝑈(∆𝑉𝑔)]
 
 
 
 
 
      (2) 
where the basis set is {|↑↑⟩, |↑↓⟩,|↓↑⟩, |↓↓⟩, S20}, the Zeeman 
splittings are 𝐸𝑧 ≈ 2𝜇𝐵(𝐵1 + 𝐵2), 𝐸𝑧1 ≈ 2𝜇𝐵(𝐵1 − 𝐵2), ℎ𝑐  is 
the tunneling coupling energy, 𝑈(∆𝑉𝑔) = 𝑈0 − 𝛼𝑞∆𝑉𝑔  is the 
energy of the S20 state, 𝑈0 is the Hubbard-Coulomb interaction 
energy, q is the elementary electron charge, and α is a unitless 
gating efficiency factor. The parameters in the effective 
Hamiltonian model ℎ𝑐, 𝑈0, and 𝛼 are extracted by fitting to the 
CI simulations. The resonant condition is defined as 
𝑈(∆𝑉𝑔𝑅) = 0 , corresponding to ∆𝑉𝑔𝑅 =
𝑈0
𝛼𝑞
, when the 
hybridization between the S11 and S20 states is maximized. As 
schematically shown in Fig. 1(b), the anticrossing split between 
the singlet states is ℎ𝑐  at ∆𝑉𝑔 =∆𝑉𝑔𝑅 . By parameterizing the 
simulation results to an effective Hamiltonian, the 
computationally intensive CI simulation only needs to be done 
once, and the issue of computational cost can be addressed. 
Once the effective Hamiltonian 𝐻𝑒𝑓𝑓  is parameterized, the 
Lindblad Master equation is solved [26], [27], [37] 
  
𝑑𝜌(𝑡)
𝑑𝑡
=
−𝑖
ℏ
[𝐻𝑒𝑓𝑓, 𝜌(𝑡)] 
(3) 
            +∑ 𝛤𝑘 (𝑂𝑘𝜌𝑂𝑘
+ −
1
2
{𝑂𝑘
+𝑂𝑘 , 𝜌(𝑡)})
𝑁
𝑘=1  
where 𝜌(𝑡) is the time-dependent density matrix, and the size 
of the basis set is N. The coherent evolution is described by the 
first term on the right-hand side (RHS) of the equation, and the 
decoherence is phenomenologically described by the second 
term on the RHS of the equation, where the (m, n) matrix 
element of 𝑂𝑘  is 𝑂𝑘(𝑚, 𝑛) = 𝛿(𝑘,𝑚)𝛿(𝑘, 𝑛) with 𝛿 being the 
Kronecker delta function, 𝛤𝑘 = 𝛾
∗,  and 𝛾∗ is the decoherence 
rate. By using this form of 𝑂𝑘 , the phase decoherence 
mechanism is treated and energy relaxation is neglected [9], as 
the phase coherence time is practically shorter than the energy 
relaxation time. The phenomenological decoherence model is 
used to investigate the effect of the decoherence rate on the 
quantum fidelity of the gates and implementation of quantum 
algorithms.   
III. RESULTS AND DISCUSSION 
The simulated 2-D subband profile is examined first. Fig. 1(d) 
shows the subband profile at an average gate voltage of 𝑉?̅? =
(𝑉𝑔1 + 𝑉𝑔2) 2⁄ = 60 mV and a detuning voltage of ∆𝑉𝑔 =
𝑉𝑔1 − 𝑉𝑔2 ≈ 11.806 mV. The applied gate voltages define the 
DQDs structure, in which two spin qubits are coupled through 
a tunneling barrier along the x-direction. In contrast to a 
symmetrically biased quantum gate [37], in a detuning quantum 
gate, the tunneling barrier height is not modulated. Instead, ∆𝑉𝑔 
is applied to detune the potential between two quantum dots. 
The size of the quantum dots is mostly controlled by the size of 
the gate electrodes, and the spacing between the quantum dots 
are controlled by the spacing of the gate electrodes. 
Next, the CI calculation results are presented and 
parameterized to the effective Hamiltonian. The energy levels 
from the CI simulations for a DQD spacing of 𝐿𝑠 = 40 nm, 
𝐵1 = 𝐵2 = 10 mT are plotted as the symbols in Fig. 2(a). In the 
presence of a position-independent magnetic field, the 
degeneracy of the triplet states with 𝑚𝑧 = +1, 0, 1 is lifted, and 
the singlet levels are modulated by the detuning gate voltage. 
Fig. 2(b) and (c) shows the many-body wave functions of the 
lowest singlet and triplet states, which are symmetric and 
antisymmetric, respectively. The lowest singlet wave function 
shows hybridization to S20 as the peak at the diagonal line of 
𝑥1 = 𝑥2 . The energy of the T0 state is used as the energy 
reference 𝐸 = 0. The effective Hamiltonian model describes 
the CI simulation results well. 
 
 
A magnetic field gradient was often applied in the 
experiments to make each spin qubit individually addressable 
[7]. Fig. 3(a) shows the comparison of the energy levels from 
the CI simulations and the effective Hamiltonian model in the 
presence of a magnetic field gradient, 𝐵1 = 12 mT and 𝐵2 =
8 mT. The result shows that the same set of parameters of the 
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Fig. 2.  (a) Energy levels as a function of the detuning gate voltage at a 
magnetic field of 𝐵1 = 𝐵2 = 10  mT from the CI simulations (blue 
symbols) and the effective Hamiltonian model (red dashed lines). The 
parameters of the effective Hamiltonian are =0.75, ℎ𝑐=0.34 eV, and 
∆VgR =11.8066 mV. The wave functions of the lowest (b) singlet state 
and (c) triplet state are obtained at a detuning gate voltage of 
∆𝑉𝑔 =11.806 mV and an average gate voltage of 𝑉?̅? = 60  mV. The 
many-body wave functions are plotted as 𝜓(𝑥1, 𝑥1, 𝑦1 = 𝑦2 = 0, 𝑧1 =
𝑧2 = 𝑡𝑠𝑖 2⁄  ). 𝑦1 = 𝑦2 = 0 and 𝑧1 = 𝑧2 = 𝑡𝑠𝑖 2⁄  define the planes through 
the centers of the quantum dots, and 𝑡𝑠𝑖 is the silicon film thickness. The 
modeled device is shown in Fig. 1(c) with a DQD spacing of 𝐿𝑠 = 40 
nm.     
               
(a)                                             (b)   
 
                                                  (c)                                                      
Fig. 3. Lowest energy levels as a function of the detuning gate voltage 
from the CI simulations (blue symbols) and the effective Hamiltonian 
model (red dashed lines) for (a) 𝐿𝑠 = 40 nm, 𝐵1 = 12 mT, and 𝐵2 = 8 
mT with the other parameters same as Fig. 2(a), and for (b) 𝐿𝑠 = 25 
nm, 𝐵1 = 1.2 T, and 𝐵2 = 0.8 T, with the parameters of the effective 
Hamiltonian  = 0.85 , ℎ𝑐 = 40  eV, and ∆𝑉𝑔𝑅 = 11.88  mV. (c) 
Parameterized tunneling coupling ℎ𝑐  and Hubbard energy 𝑈0  as a 
function of the DQD spacing 𝐿𝑠.    
  
effective Hamiltonian still describes the CI simulations well. In 
the presence of the magnetic field gradient, a basis of {|↑↑⟩, 
|↑↓̃⟩,|↓↑̃⟩, |↓↓⟩} states form {|00⟩, |01⟩,|10⟩, |11⟩} states for 
quantum computing, where the tilde denotes renormalization. 
Both |↑↓̃⟩ and |↓↑̃⟩ are hybridized with the S20 singlet state and 
have a phase shift in the quantum gate operation. By applying 
additional single-qubit gates, the phase shifts can be combined 
to achieve any controlled Zij gate by 𝐶𝑍𝑖𝑗|𝑚, 𝑛⟩ = 
(−1)𝛿(𝑖,𝑚)𝛿(𝑗,𝑛)|𝑚, 𝑛⟩ [7]. 
For a smaller 𝐿𝑠=25 nm, the results in Fig. 3(b) indicates that 
the effective Hamiltonian parameterization still works well. 
The extracted values for the tunneling coupling ℎ𝑐  and the 
Hubbard energy 𝑈0 are plotted as a function of 𝐿𝑠 shown in Fig. 
3(c). The tunneling coupling ℎ𝑐  exponentially increases, and 𝑈0 
remains approximately unchanged as 𝐿𝑠 scales down. 
The effect of the fluctuation of the gate voltage is studied in 
the following. It has been shown that charge noise is one of the 
dominant mechanisms that limit the fidelity of the solid-state 
quantum gates [37]. The effect can be quantitatively described 
by the derivative of the exchange between two dots, which is 
defined as 𝐽 , with regard to the detuning gate voltage 𝑑 =
| (𝑑𝐽 𝑑∆𝑉𝑔)/𝑞|⁄ . A larger derivative indicates a larger effect of 
the gate voltage fluctuation, and an insensitivity voltage ℐ can 
be characterized as [37] 
 
ℐ =
|𝐽|
√∑ (𝜕𝐽 𝜕𝑉𝑔𝑖⁄ )
2
𝑖
 
(4) 
where the sum index i is over gate electrodes. Fig. 4(a) and (b) 
shows the derivative parameter d and the insensitive voltage as 
a function of the detuning gate voltage at 𝐿𝑠 = 40 nm and 25 
nm, respectively. The insensitivity voltage ℐ decreases as the 
detuning gate voltage increases closer to ∆𝑉𝑔𝑅, which indicates 
that operating closer to the resonant condition (𝑈(∆𝑉𝑔)=0) is 
not preferred due to high sensitivity to the gate voltage 
fluctuation. Fig. 4 indicates that the insensitivity voltage 
increases by over two orders of magnitude as the DQD spacing 
𝐿𝑠  reduces from 40 nm to 25 nm due to stronger tunneling 
coupling.  
 
After the parameterization, the device performance of the 
quantum gates can be assessed by solving the Master equation 
with the effective Hamiltonian. The important quantum gate 
performance metrics include switching speed, quantum fidelity, 
and switching gate voltage. We first examine a modeled CZ 
gate with a silicon DQD spacing of 𝐿𝑠 = 40 nm, as shown in 
Fig. 5(a). The gate fidelity and the switching frequency, defined 
as the inverse of the switching time, are plotted as a function of 
the gate detuning voltage ∆𝑉𝑔. When ∆𝑉𝑔 increases in the range 
of ∆𝑉𝑔 < ∆𝑉𝑔𝑅 , the device operates closer to the resonant 
condition, 𝑈(∆𝑉𝑔) = 0, as shown by the top axis. A larger energy 
shift results in a faster speed. For a gate bias with 
𝑈(∆𝑉𝑔)
ℎ𝑐
= 40, 
the switching frequency is ~6 MHz, which is in the same order 
of magnitude as the speed demonstrated in a recent experiment 
[7]. 
 
To examine the impact of dephasing on the quantum gate 
fidelity, a simple, phenomenological model is used to describe 
the effect of dephasing, in which the total dephasing rate is 
expressed as  
 𝛾∗ = 𝛾0 + 𝛾1(∆𝑉𝑔) (5) 
where 𝛾1(∆𝑉𝑔) is the rate due to the charge-noise dephasing, 
and 𝛾0 = (1 μs)
−1 [7] describes other dephasing mechanisms 
not sensitive to the detuning gate voltage, such as the hyperfine 
interaction. Note that longer hyperfine dephasing times can be 
achieved by using isotope purified 28Si.  The charge-noise 
dephasing rate 𝛾1(∆𝑉𝑔) is modeled as a function proportional to 
the derivative of the exchange with regard to the detuning gate 
voltage 
 𝛾1(∆𝑉𝑔) = | (𝑑𝐽 𝑑∆𝑉𝑔)/ℏ|⁄ 𝛿(∆𝑉𝑔)   (6) 
where 𝛿(∆𝑉𝑔) is the magnitude of the fluctuation of ∆𝑉𝑔, which 
depends on the classical control circuitry that generates the 
detuning gate voltage pulse. The value is typically smaller for a 
lower frequency pulse. Here, for simplicity, we assume 
𝛿(∆𝑉𝑔) =1  𝜇𝑉 . The derivative parameter, (𝑑𝐽 𝑑∆𝑉𝑔)⁄ , is 
numerically computed, as discussed in Fig. 4.  
Figure 5(a) shows that increase of the detuning gate voltage 
∆𝑉𝑔 in the range of ∆𝑉𝑔 < ∆𝑉𝑔𝑅 improves the switching speed 
but results in a nonmonotonically varying fidelity, due to two 
competing mechanisms. When the detuning gate voltage 
increases initially, increase of the switching speed results in an 
improved fidelity. However, as the detuning gate voltage 
further increases and approaches the resonant bias condition, 
the derivative (𝑑𝐽 𝑑∆𝑉𝑔)⁄  increases rapidly. The increase of the 
dephasing rate 𝛾1(∆𝑉𝑔) dominates over the improvement of the 
switching speed, and the fidelity decreases. 
Scaling down the DQD spacing to 𝐿𝑠 = 25  nm provides 
 
(a)                                                    (b) 
Fig. 4. Sensitivity derivative parameter 𝑑 = | (𝑑𝐽 𝑑∆𝑉𝑔)/𝑞|⁄  and 
insensitivity voltage ℐ versus the detuning gate voltage ∆𝑉𝑔 simulated 
for the CZ gate as shown in Fig. 1(c) with (a) 𝐿𝑠=40 nm and (b) 𝐿𝑠=25 
nm.  The vertical black dashed lines show the resonant condition   
(𝑈(∆𝑉𝑔) = 0).  
 
(a)                                                            (b) 
Fig. 5. Switching speed 𝑡𝑝𝑢𝑙𝑠𝑒
−1 (solid line to left axis) and quantum fidelity 
(dashed lines to right axis) versus the detuning gate voltage ∆𝑉𝑔 for a 
CZ gate as shown in Fig. 1(c) with (a) 𝐿𝑠 = 40 nm, 𝐵1 = 12 mT, and 
𝐵2 = 8 mT, and (b) 𝐿𝑠 = 25 nm, 𝐵1 = 1.2 T, and 𝐵2 = 0.8 T. The top 
axis shows the corresponding normalized value of 𝑈(∆𝑉𝑔)/ℎ𝑐 as in (2). 
The vertical dashed lines show the resonant condition. 
  
significant speed improvement by a factor of ~100×, as shown 
in Fig. 5(b). A switching frequency >1GHz can be achieved 
with a fidelity of > 90% at a detuning gate voltage of ∆𝑉𝑔 ≈
11.2 mV with 
𝑈(∆𝑉𝑔)
ℎ𝑐
= 20. Because the switching frequency is 
orders of magnitude higher compared to the decoherence rate, 
the fidelity is not limited by the decoherence mechanisms 
modeled in the dephasing term in the Lindblad Master equation. 
Instead, as the gate voltage increases and the bias approaches 
the resonant condition, the hybridization between the S11 and 
S20 states increases, which leads to faster speed but an increased 
information leakage to the S20 state, which lowers the fidelity. 
Adiabatic or superadiabatic operations can not only reduce the 
leakage to higher state, but also lower the switching speed [20], 
[38]. Nevertheless, scaling down the DQD spacing to ~25 nm 
still provides an attractive path to achieve a fast and reliable 
silicon quantum gate with a low detuning gate voltage. The 
results in both Figs. 5(a) and (b) indicate a careful choice of the 
detuning bias voltage ∆𝑉𝑔 is essential to balance the speed and 
quantum fidelity. 
For the modeled quantum gates in Fig. 5, the magnetic fields 
are chosen to make the difference of the Zeeman splitting 
energies between two qubits comparable to the exchange 
coupling energy J. It makes each qubit individually accessible, 
and at the same time, the single-qubit rotational gates 
sufficiently fast. Because the exchange coupling energy 
increases by about two orders of magnitude when 𝐿𝑠 reduces 
from 40 nm to 25 nm, the magnetic fields simulated also 
increase by two orders of magnitude. While the magnetic field 
gradient is large for the modeled gate with 𝐿𝑠 = 25 nm, it is 
within the experimentally achievable range by using 
nanoparticles [39] 
Practical applications of quantum computing need to 
integrate at least over 50 qubits and many quantum gates [9]. 
Variations of the device size parameters such as 𝐿𝑠  are 
inevitable. The effect is more important when the device size 
scales down, because 𝛿𝐿𝑠 𝐿𝑠0⁄  can increase, where 𝛿𝐿𝑠  is the 
standard deviation of the 𝐿𝑠  distribution, and 𝐿𝑠0  is the 
nominally designed value. To examine the variability effect, we 
perform a sensitivity test by a perturbation of ∆𝐿𝑠 = ±1 nm, 
with all other parameters unchanged. Fig. 6(a) shows the 
quantum tomography [40] for ∆𝐿𝑠 = −1 nm, which indicates a 
large deviation from an ideal CZ gate. The fidelity is reduced 
from 97.4% to 72.7% when 𝐿𝑠 is perturbed from 25 to 24 nm. 
For a variation of ∆𝐿𝑠 = 1 nm as shown in Fig. 6(b), the fidelity 
reduces to 78.2%. The results indicate that a small variation of 
𝐿𝑠  can lower the fidelity of the quantum gate considerably 
because the entanglement has an exponential dependence on the 
DQD spacing.  
A simple quantum algorithm, the Deutsch-Jozsa algorithm, 
is used to further characterize the impact of the variability on 
the implementation of a quantum algorithm [7], [9]. The 
Deutsch-Jozsa algorithm determines whether a function is 
constant (𝑓1(𝑥) = 0 or 𝑓2(𝑥) = 1) or balanced (𝑓3(𝑥) = 𝑥 or 
𝑓4(𝑥) = 1 − 𝑥) with a single evaluation of 𝑈𝑓𝑖 , which is the 
quantum oracle implementing the classical 𝑓𝑖(𝑥), as shown in 
Fig. 7(a). Only single-qubit quantum gates are needed for 
implementing the constant functions, whereas for the balanced 
functions 𝑓3(𝑥) = 𝑥  and 𝑓4(𝑥) = 1 − 𝑥 , two-qubit quantum 
gates are necessary. The implementation is similar to that in [7], 
where a CZ11 gate is used to implement 𝑓3(𝑥) = 𝑥, and a CZ00 
gate is used to implement 𝑓4(𝑥) = 1 − 𝑥 . Here we focus on 
using the CZ11 gate to implement 𝑓3(𝑥) = 𝑥 . The case of 
𝑓4(𝑥) = 1 − 𝑥 is similar. We assume all single-qubit quantum 
gates used in the implementation are ideal with 100% fidelity, 
so that the only source of error is the two-qubit CZ gate. 
 
Fig. 7(b) shows the quantum tomography of the output 
density matrix for a nominally designed quantum gate with 
𝐿𝑠0 = 25  nm. The first diagonal entry of the output density 
matrix ρ00 is used as the error probability, because it indicates 
the probability that the balanced function is erroneously 
identified as a constant function.  For the nominally designed 
CZ11 gate with 𝐿𝑠0 = 25  nm as shown in Fig. 7(b), ρ00 <
5 × 10−3 indicates a low error of <0.5%. The error, however, 
increases dramatically to 19.5% for the CZ11 gate with a 
perturbation of ∆𝐿𝑠 = −1  nm, as shown in Fig. 7(c). With 
∆𝐿s = 1 nm, Fig. 7(d) shows an error of 11.0% for 𝑓3(𝑥) = 𝑥. 
The analysis indicates that a small variation of |𝛥𝐿𝑠| = 1 nm 
can create an error above 10%. For a larger quantum system 
that integrates many quantum gates, the distribution of Ls could 
fail an algorithm.  A possible scheme to mitigate the variability 
effect of the 𝐿𝑠  distribution is to adaptively design the gate 
pulse for each gate, where the pulsewidth is designed to 
compensate the deviation of 𝐿𝑠  from its nominally designed 
value. By using an adaptively adjusted gate pulsewidth for the 
 
(a)                 
 
                                 (b) 
Fig. 6. Quantum process tomography of the CZ11 gate in the presence 
of the DQD spacing variation for (a) ∆𝐿𝑠 = −1 nm and (b) ∆𝐿𝑠 = 1 nm. 
The white bar shows the difference to an ideal CZ11 gate. The modeled 
device structure is shown in Fig. 1(c) and the nominally designed value 
of 𝐿𝑠 without variation is 𝐿𝑠 = 25 nm.    
  
cases of 𝛥𝐿s = 1 nm and 𝛥𝐿s = −1 nm, the simulation results 
indicate that the error rate can be reduced to <1.5% for 
implementation the Deutsch-Jozsa algorithm. The method, 
however, requires co-design of the quantum system with the 
classical control circuitry and adds complexity to the control 
circuitry. 
 
IV. CONCLUSION 
By developing and using a multiscale device simulation 
method, the performance potential and variability issues of the 
silicon quantum gate based on the detuning mechanism is 
examined. It is projected that a fast switching speed greater than 
1GHz with a high fidelity greater than 90% can be achieved in 
a silicon-based controlled phase gate with a DQD spacing of 
~25 nm, with a low operation voltage of ∆𝑉𝑔 ~10 mV. It is 
shown that the gate-voltage-induced detuning mechanism is 
efficient to control the entanglement in silicon quantum gate 
devices. At the same time, the careful choice of the bias 
condition is essential to balance the speed and fidelity. Scaling 
down the DQD spacing provides significant device 
performance boost in terms of the speed and fidelity. It is noted 
that device-to-device variability must be addressed to scale up 
the quantum gates for silicon-based quantum computing. A 
method to mitigate the variability effect by co-designing the 
classical control circuitry to compensate for the effect of the 
quantum gate size variability is proposed. 
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